TRANSISTOR WELL BIAS SCHEME

Abstract of the Disclosure

A method of reducing the operating voltage level of a MOS transistor formed in a well, comprising drawing a current from the well and thereby forward biasing the well, while the well potential is allowed to vary according to inherent transistor characteristics.

S:\DOCS\TCM\TCM-2558.DOC 101403